Hierarchical Fault Simulation in Digital Systems
نویسندگان
چکیده
A new method for hierarchical fault simulation based on multilevel Decision Diagrams (DD) is proposed. We suppose that a register transfer level (RTL) information along with gate-level descriptions for blocks of the RTL structure are available. Decision diagrams (DDs) are exploited as a uniform model for describing circuits at these representation levels. The approach proposed allows to reduce time expenses in the comparison to traditional gate-level fault simulation approach. This is reflected in the experimental results.
منابع مشابه
Defect-Oriented Fault Simulation and Test Generation in Digital Circuits
A generalized approach is presented to fault simulation and test generation based on a uniform functional fault model for different system representation levels. The fault model allows to represent the defects in components and defects in the communication network of components by the same technique. Physical defects are modeled as parameters in generalized differential equations. Solutions of ...
متن کاملHierarchical multi-level fault simulation of large systems
This article discusses an approach for hierarchical multilevel fault simulation for large systems described at the transistor, gate, and higher levels. The approach reduces the memory requirement of the simulation drastically, thus allowing the simulation of circuits that are too large to simulate at one flat level on typical engineering workstations. This is achieved by exploiting the regulari...
متن کاملAssembling Low-Level Tests to High-Level Symbolic Test Frames
A hierarchical test generation approach for digital systems which uses register-transfer (RT) and gate level system descriptions is presented. The proposed test generator implements novel fault simulation and test generation approaches based on alternative graph models. A uniform fault model and uniform simulation and decision procedures are used at both levels. Experimental results showing the...
متن کاملModule Level Defect Simulation in Digital Circuits
A new method for parametric defect modelling is developed for calculating the conditions for activating physical defects in the modules (for example, in library components) of digital circuits. The method affords for the first time the possibility to handle the defects which increase the number of states in the circuit. By using the concept of functional faults, the new method of defect modelli...
متن کاملMulti-Level Fault Simulation of Digital Systems on Decision Diagrams
A new method for hierarchical fault simulation based on multi-level Decision Diagrams (DD) is proposed. We suppose that a register transfer (RT) level information along with gate-level descriptions for blocks of the RT level structure are available. Decision diagrams (DDs) are exploited as a uniform model for describing circuits at these representation levels. The approach proposed allows to re...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005